This website requires JavaScript.
Explore
Help
Register
Sign In
nemonic27
/
huchuan2025
Watch
1
Star
0
Fork
You've already forked huchuan2025
0
Code
Issues
Pull Requests
Packages
Projects
Releases
Wiki
Activity
9c6b418a11
huchuan2025
/
10-Project
/
102-上班
/
常见信息备忘
/
单板操作
/
常见频率配置.md
164 B
Raw
Blame
History
PLL1 是1188Mhz
常见频率配置
BUS
devmem 0x50000010 32 0xff // 配置总线为396Mhz
devmem 0x50000010 32 0x1bf // 配置总线为198Mhz